

## VCRR P-Channel Enhancement Mode Power MOSFET

### Description


The VCRR60P28AK uses advanced trench technology and design to provide excellent  $R_{DS(ON)}$  with low gate charge. This device is well suited for high current load applications.

### General Features


- $V_{DS} = -60V, I_D = -28A$   
 $R_{DS(ON)} < 48m\Omega @ V_{GS} = -10V$   
 $R_{DS(ON)} < 55m\Omega @ V_{GS} = -4.5V$
- High density cell design for ultra low  $R_{dson}$
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high  $E_{AS}$
- Excellent package for good heat dissipation

### Application


- High side switch for full bridge converter
- DC/DC converter for LCD display



Schematic diagram



Marking and pin assignment



TO-252 -2L top view

### Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VCRR60P28AK	VCRR60P28AK	TO-252-2L		-	-

### Absolute Maximum Ratings ( $T_C = 25^\circ C$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	$V_{DS}$	-60	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Drain Current-Continuous	$I_D$	-28	A
Drain Current-Continuous( $T_C = 100^\circ C$ )	$I_D(100^\circ C)$	-19.8	A
Pulsed Drain Current	$I_{DM}$	-112	A
Maximum Power Dissipation	$P_D$	80	W
Derating factor		0.53	W/ $^\circ C$
Single pulse avalanche energy <sup>(Note 5)</sup>	$E_{AS}$	55	mJ
Operating Junction and Storage Temperature Range	$T_J, T_{STG}$	-55 To 175	$^\circ C$

### Thermal Characteristic

Thermal Resistance, Junction-to-Case <sup>(Note 2)</sup>	$R_{\theta JC}$	1.88	$^\circ C/W$
--	-----------------	------	--------------

### Electrical Characteristics (T<sub>C</sub>=25°C unless otherwise noted)


Parameter	Symbol	Condition	Min	Typ	Max	Unit
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	V <sub>GS</sub> =0V, I <sub>D</sub> =-250μA	-60	-	-	V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> =-60V, V <sub>GS</sub> =0V	-	-	-1	μA
Gate-Body Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> =±20V, V <sub>DS</sub> =0V	-	-	±100	nA
<b>On Characteristics</b> (Note 3)						
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =-250μA	-1	-1.5	-2.0	V
Drain-Source On-State Resistance	R <sub>DS(ON)</sub>	V <sub>GS</sub> =-10V, I <sub>D</sub> =-20A	-	40	48	mΩ
		V <sub>GS</sub> =-4.5V, I <sub>D</sub> =-20A	-	48	55	mΩ
Forward Transconductance	g <sub>FS</sub>	V <sub>DS</sub> =-5V, I <sub>D</sub> =-20A	-	10	-	S
<b>Dynamic Characteristics</b> (Note 4)						
Input Capacitance	C <sub>ISS</sub>	V <sub>DS</sub> =-30V, V <sub>GS</sub> =0V, F=1.0MHz	-	1630.7	-	PF
Output Capacitance	C <sub>OSS</sub>		-	90.6	-	PF
Reverse Transfer Capacitance	C <sub>RSS</sub>		-	77.3	-	PF
<b>Switching Characteristics</b> (Note 4)						
Turn-on Delay Time	t <sub>d(on)</sub>	V <sub>DD</sub> =-30V, R <sub>L</sub> =1.5Ω, V <sub>GS</sub> =-10V, R <sub>G</sub> =3Ω	-	11	-	nS
Turn-on Rise Time	t <sub>r</sub>		-	14	-	nS
Turn-Off Delay Time	t <sub>d(off)</sub>		-	33	-	nS
Turn-Off Fall Time	t <sub>f</sub>		-	13	-	nS
Total Gate Charge	Q <sub>g</sub>	V <sub>DS</sub> =-30, I <sub>D</sub> =-20A, V <sub>GS</sub> =-10V	-	30	-	nC
Gate-Source Charge	Q <sub>gs</sub>		-	3.4	-	nC
Gate-Drain Charge	Q <sub>gd</sub>		-	6.7	-	nC
<b>Drain-Source Diode Characteristics</b>						
Diode Forward Voltage (Note 3)	V <sub>SD</sub>	V <sub>GS</sub> =0V, I <sub>S</sub> =-20A	-	-	-1.2	V
Diode Forward Current (Note 2)	I <sub>S</sub>		-	-	-18	A
Reverse Recovery Time	t <sub>rr</sub>	T <sub>J</sub> = 25°C, I <sub>F</sub> = -20A di/dt = -100A/μs (Note 3)	-	34	-	nS
Reverse Recovery Charge	Q <sub>rr</sub>		-	37	-	nC
Forward Turn-On Time	t <sub>on</sub>	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

#### Notes:


1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board, t ≤ 10 sec.
3. Pulse Test: Pulse Width ≤ 300μs, Duty Cycle ≤ 2%.
4. Guaranteed by design, not subject to production
5. E<sub>AS</sub> condition: T<sub>J</sub>=25°C, V<sub>DD</sub>=-30V, V<sub>G</sub>=-10V, L=0.5mH, R<sub>G</sub>=25Ω

## Test Circuit


### 1) $E_{AS}$ Test Circuit




### 2) Gate Charge Test Circuit




### 3) Switch Time Test Circuit




**Typical Electrical and Thermal Characteristics (Curves)**




**Figure 1 Output Characteristics**




**Figure 2 Transfer Characteristics**




**Figure 3 Rdson- Drain Current**




**Figure 4 Rdson-Junction Temperature**




**Figure 5 Gate Charge**




**Figure 6 Source- Drain Diode Forward**




**Figure 7 Capacitance vs Vds**




**Figure 9 Power De-rating**



**Figure 8 Safe Operation Area**




**Figure 10 ID Current De-rating**



**Figure 11 Normalized Maximum Transient Thermal Impedance**

**TO-252 Package Information**



Symbol	Millimeters	
	Min.	Max.
A	2.20	2.40
A1	0.00	0.13
b	0.66	0.86
b1	0.73	0.79
c	0.46	0.58
c1	0.50	0.52
D	6.50	6.70
D1	5.10	5.46
D2	4.83 REF.	
E	6.00	6.20
e	2.19	2.39
L	9.80	10.40
L1	2.90 REF.	
L2	1.40	1.70
L3	1.60 REF.	
L4	0.60	1.00
Φ	1.10	1.30
θ	0°	8°

### **Attention**

QIAOXIN assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all QIAOXIN products described or contained herein. QIAOXIN products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. QIAOXIN reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.